Serial No.: 09/870,531 Art Unit: 2827

IN THE CLAIMS

1. (currently amended) A method for fabricating a silicon based package (SBP) in the sequence as follows:

starting with a wafer composed of silicon and having a first surface and a reverse surface which are planar as the base for the SBP,

then forming an interconnection structure including multilayer conductor patterns over the first surface, then forming a protective overcoat layer over the interconnection structure, <u>and</u> then forming a temporary bond between the protective overcoat layer of the SBP and a wafer holder, with the wafer holder being a rigid structure, then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin silicon wafer (UTSW) for the SBP,

then forming via holes which extend through the UTSW, [and]

then forming metallization in the via holes with the metallization extending through the UTSW, and

then remove the temporary bond.

1

2

3

4

5

6

7

8

9

10

1 İ

12

13

14

1

2

1

2

1

2

3

4

5

- 2. (previously presented) The method of claim 1 including bonding the metallization in the via holes to pads of a carrier.
- 3. (previously presented) The method of claim 1 including forming capture pads on the first surface prior to thinning the wafer.
- 4. (previously presented) The method of claim 1 including:
 - initially forming capture pads on the first surface,
- then forming the interconnection structure over the first surface and the capture pads,
 - then forming the temporary bond of the wafer holder to the reverse surface, and then thinning the wafer, thereby forming the UTSW.

- 1	5. (previously presented) The method of claim 1 including:
2	initially forming capture pads on the first surface,
3	then forming interconnection structure over the first surface and the capture pads,
4	then forming the temporary bond of the wafer holder to the reverse surface,
5	then thinning the wafer, thereby forming the UTSW, and
6	then forming the via holes through the UTSW down to the capture pads.
1	6. (previously presented) The method of claim 1 including:
2	initially forming capture pads on the first surface,
3	then forming interconnection structure over the first surface and the capture pads,
4	then forming the temporary bond of the wafer holder to the reverse surface,
5	then thinning the wafer, thereby forming the UTSW,
6	then forming the via holes through the UTSW down to the capture pads,
7	then forming a dielectric layer over the surface of the wafer leaving the bottoms of
8	the via holes clear with the capture pads exposed, and
9	then forming the metallization in the via holes in contact with the capture pads.
1	7. (previously presented) The method of claim 1 including:
2	initially forming capture pads on the first surface,
3	then forming interconnection structure over the first surface and the capture pads
4	then forming the temporary bond of the wafer holder to the reverse surface,
5	then thinning the wafer, thereby forming the UTSW,
6	then forming the via holes through the UTSW down to the capture pads,
7	then forming a dielectric layer over the surface of the wafer leaving the bottoms of
8	the via holes clear with the capture pads exposed,
9	then depositing metal pads into the via holes in contact with the capture pads, and
10	then form metal joining structures on the metal pads.

Art Unit:

2827

Serial No.:

09/870,531

1	8. (previously presented) The method of claim 1 including initially forming via holes in the
2	first surface prior to thinning the wafer.
1	9. (previously presented) The method of claim 1 including the steps as follows:
2	initially forming via holes in the first surface prior to thinning the wafer,
3	then forming a dielectric layer covering the via holes.
1	10. (previously presented) The method of claim 1 including the steps as follows:
2.	initially forming via holes in the first surface prior to thinning the wafer,
3	then forming a dielectric layer over the surface of the wafer including the via holes,
4	and
5	then forming a through via/cap pad layer of a first metal layer over dielectric layer
6	including the via holes.
1	11. (previously presented) The method of claim 1 including the steps as follows:
2	initially forming via holes in the first surface prior to thinning the wafer,
3	then forming a dielectric layer over the surface of the wafer including the via holes,
4	then forming a through via/cap pad layer of a first metal layer over dielectric layer
5	including the via holes, and
_	

Art Unit:

2827

layer, thereby forming vias in the via holes.

6

7

Serial No.:

09/870,531

then planarizing to remove the via/cap pad layer above the surface of the dielectric

	Serial No.:	09/870,531	Art Unit:	2827		
1	12. (previously	presented) The method of claim 1 including	ng the stens as follow	ws:		
2		forming via holes in the first surface prior t	•			
3		ming a dielectric layer over the surface of th	-			
4		ming a through via/cap pad layer of a first n	_			
5	including the v		netal layer over the	lectric layer		
	J	,	41			
6		narizing to remove the via/cap pad layer ab	ove the surface of the	he dielectric		
7	layer, thereby forming vias in the via holes, and					
8	then for	ming an interconnection structure over the	first surface includi	ng the first		
9	metal layer.					
1	13. (previously	presented) The method of claim 1 including	ng the steps as follo	ws:		
ż	i	nitially forming via holes in the first surface	prior to thinning tl	ne wafer,		
3	then forming a dielectric layer over the surface of the wafer including the via holes,					
4	then forming a through via/cap pad layer of a first metal layer over dielectric layer					
5	including the v	ia holes,				
6	then pla	narizing to remove the via/cap pad layer ab	ove the surface of t	he dielectric		
7	layer, thereby	forming vias in the via holes, and				
8	then for	ming interconnection structure over the firs	st surface including	the metal		
9	vias and the fir	st metal layer,				
10	then for	ming the temporary bond to the rigid wafer	holder on the reve	rse surface,		
11	and			•		
12	then thi	nning the wafer to the desired thickness of the	he UTSW.			

Serial No.: 09/870,531 Art Unit: 2827

14. (currently amended) A method for fabricating a silicon based package (SBP) comprising:

providing a base for the SBP comprising a wafer composed of silicon and having a first surface and a reverse surface which are planar,

then forming via holes which extend partially through the wafer from the first surface towards the reverse surface with the each via hole having a base thereof which is closest to the reverse surface,

then forming a dielectric layer covering the first surface of the silicon wafer and the via holes with distal portions of the dielectric layer being located at the bases of the via holes, so that the distal portions are closest to the reverse surface,

then forming metal vias in the via holes on the dielectric layer with proximal ends being located at the first surface and distal ends of the metal vias being located on the distal portions of the dielectric layer, thereby being closest to the reverse surface,

then forming an interconnection structure including multilayer conductor patterns over the metal vias and the dielectric layer,

then forming a protective overcoat layer over the interconnnection structure,
then forming a temporary bond between the protective overcoat layer of the SBP
and a wafer holder, with the wafer holder being a rigid structure leaving the reverse
surface of the wafer exposed,

then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin silicon wafer (UTSW) for the SBP exposing the distal portions of the dielectric layer covering the distal ends of the metal vias, and

then removing the distal portions of the dielectric layer exposing the distal ends of the metal vias which extend through the UTSW, and

then removing the temporary bond.

1 2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

|--|

15. (previously presented) The method of claim 14 including the steps of forming the metal vias by forming a blanket through via/cap pad layer of a first metal layer over dielectric layer including the via holes, followed by planarizing the via/cap pad layer down to the surface of the dielectric layer, thereby forming the metal vias in the via holes.

16. (previously presented) The method of claim 14 including the steps of forming the metal vias by forming a blanket through via/cap pad layer of a first metal layer over dielectric layer including the via holes, followed by planarizing to remove the via/cap pad layer above the surface of the dielectric layer, thereby forming the metal vias in the via holes,

then forming the interconnection structure over the first surface including the metal vias and the first metal layer,

then forming the temporary bond to a rigid wafer holder on the reverse surface, and then thinning the wafer to the desired thickness of the UTSW.

Claims 17-24 (canceled)

1 2

3

4

1

2

3

4

5

6

8

Serial No.:	09/870,531	Art Unit:	2827
25. (previously	y presented) A method for fabricating a	Silicon Based Package	(SBP) in the
sequence as fol	lows:		
starting	with a wafer composed of silicon and have	ving a first surface and	l a reverse
surface which a	are planar as the base for the SBP,		
then for	ming an interconnection structure includ	ling multilayer conduc	tor patterns
over the first su	ırface,		
then for	ming a protective overcoat layer compose	ed of polyimide over th	ıe
interconnnectio	on structure,		
then for	ming a temporary bond between the prot	tective overcoat layer (of the SBP
and a wafer ho	lder, with the wafer holder being a rigid s	structure,	
then thi	inning the reverse surface of the wafer to	a desired thickness to	form an
Ultra Thin Sili	con Wafer (UTSW) for the SBP,		
then for	ming via holes which extend through the	UTSW, [[and]]	
then for	ming metallization in the via holes with t	he metallization extend	ding through
the UTSW, and			
then ren	noving the temporary bond.		
			
26. (previously	y presented) The method of claim 25 inclu	uding:	
forming	the temporary bond with polyimide, and	I	
releasin	g the temporary bond by laser ablation.		

1 2

. 1

Art Unit:	2827				
27. (currently amended) [[A]] The method for fabricating a silicon based package (SBP)					
ed of silicon a	nd having a				
then forming via holes which extend partially through the wafer from the first					
surface towards the reverse surface with the each via hole having a base thereof which is					
closest to the reverse surface,					
then forming a dielectric layer covering the first surface of the silicon wafer and the					
via holes with distal portions of the dielectric layer being located at the bases of the via					
holes, so that the distal portions are closest to the reverse surface,					
then forming metal vias in the via holes on the dielectric layer with proximal ends					
being located at the first surface and distal ends of the metal vias being located on the					
distal portions of the dielectric layer, thereby being closest to the reverse surface,					
then forming an interconnection structure including multilayer conductor patterns					
over the metal vias and the dielectric layer,					
then forming a protective overcoat layer composed of polyimide over the					
interconnnection structure,					
vercoat layer	of the SBP				
e leaving the r	everse				
d thickness to	form -an				
	ed of silicon and e wafer from to g a base there of the silicon was at the bases of				

Ultra Thin Silicon Wafer (UTSW) the UTSW for the SBP exposing the distal portions of the dielectric layer covering the distal ends of the metal vias, [[and]] then removing the distal portions of the dielectric layer exposing the distal ends of

then removing the distal portions of the dielectric layer exposing the distal ends of the metal vias which extend through the UTSW; and

then releasing the temporary bond.

Sorial No : 00/970 531

. 1

	Serial No.:	09/870,531	Art Unit:	2827		
. 1	28. (previousl	y presented) The method of claim 27 including:				
2	forming	the temporary bond with polyimide, and				
3	releasing the temporary bond by laser ablation.					
	Please a	add the following claims				
1	29. (new) A me	ethod for fabricating a Silicon Based Package (SB	P) from a silic	con wafer		
2	which has a first surface and a reverse surface which are planar by thinning the reverse					
3	surface of the silicon wafer to form an Ultra Thin Silicon Wafer (UTSW) with a desired					
4	thickness by the following steps:					
5	first sta	rting with the silicon wafer as the base for the SBI	. ,			
6	then pe	rforming alternative sequences of the steps which	follow:			
7	forming a temporary bond between the silicon wafer and a wafer holder leaving the					
8	reverse surface exposed, with the wafer holder being a rigid structure,					
9	forming via holes deep enough to extend from the first surface to the desired			esired		
10	thickness in the	e silicon wafer prior to the step of thinning the rev	erse surface o	of the wafer,		
11	and subsequen	tly filling the via holes with metallization, and				
12	thinning	g the reverse surface of the wafer to a desired thicl	kness to form	the UTSW		
13	for the SBP, an	nd				

14

thereafter releasing the temporary bond.

Serial No.:	09/870,531	Art Unit:	2827		
30. (new) The	method of claim 29 including the steps pe	rformed in the sequen	ce as follows:		
perform	ning a step of forming an interconnection	structure including n	ıultilayer		
conductor pat	terns over the first surface of the silicon w	afer;			
then forming a protective overcoat layer over the interconnnection structure,					
then forming the temporary bond between the protective overcoat layer of the SBP					
and the wafer holder leaving the reverse surface exposed;					
then thinning the reverse surface of the wafer to a desired thickness to form the					
UTSW for the	SBP;				
then forming via holes which extend through the thickness of the UTSW;					
then forming metallization in the via holes with the metallization extending through					
the thickness of	of the UTSW; and				
thereaf	ter releasing the temporary bond.				

. 1

Serial No.:	09/870,531	Art Unit:	2827	

31. (new) The method of claim 29 including the steps performed in the sequence as follows:

performing a step of forming via holes which extend partially through the wafer through the desired thickness of the UTSW from the first surface towards the reverse surface with the each via hole having a base thereof which is closest to the reverse surface,

then forming a dielectric layer covering the first surface of the silicon wafer and the via holes with distal portions of the dielectric layer being located at the bases of the via holes, so that the distal portions are closest to the reverse surface,

then forming metal vias in the via holes on the dielectric layer with proximal ends being located at the first surface and distal ends of the metal vias being located on the distal portions of the dielectric layer, thereby being closest to the reverse surface,

then forming an interconnection structure including multilayer conductor patterns over the metal vias and the dielectric layer,

then forming a protective overcoat layer over the interconnnection structure,
then forming the temporary bond between the protective overcoat layer of the SBP
and a wafer holder, leaving the reverse surface of the wafer exposed,

then thinning the reverse surface of the wafer to a desired thickness to form the UTSW for the SBP exposing the distal portions of the dielectric layer covering the distal ends of the metal vias,

then removing the distal portions of the dielectric layer exposing the distal ends of the metal vias which extend through the UTSW, and

thereafter releasing the temporary bond.

. 1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20